Abstract-A high performance, ultra-low power, fully differential 2 nd -order continuous-time Σ∆ analogue-to-digital modulator for cardiac pacemakers is presented in this paper. The entire design procedure is described in detail from the high-level system synthesis in both discrete and continuous-time domain, to the low-level circuit implementation of key functional blocks of the modulator. The power consumption of the designed modulator is rated at 182 nA from a 1.2 V power supply, meeting the ultralow power requirement of the cardiac pacemaker applications. A 65 nm CMOS technology is employed to implement the Σ∆ modulator. The modulator achieves a simulated SNR of 53.8 dB over a 400 Hz signal bandwidth, with 32 KHz sampling frequency and an oversampling ratio of 40. The active area of the modulator is 0.45 × 0.50 mm 2 .
I. INTRODUCTION
A S the industry of the medical implantable devices develops, lowering power consumption as much as possible is essential in improving the service time of battery, which cannot be replaced frequently. Implantable cardiac pacemaker using transistors were introduced in the 1950s, which is used to treat bradyarrhythmia [1] . The pacemaker detects the natural heart beat of the patient. If the detected heart beat gets lower than the default pace, the pacemaker then produces electrical stimulus and recovers the default pace. The service time of a common pacemaker is about five to ten years nowadays [2] . To make a pacemaker stay active as long as possible, lowpower high-performance designs of the internal ICs are highly required.
A sensing unit is essential in a cardiac pacemaker. It monitors the natural activities of the heart and converts the detected electrical (analog) signals to digital quantities, which are then further processed by a digital-signal-processing (DSP) unit followed. Converting the analog signals to digital quantities helps precise signal processing and is accomplished with a lowpower analog-to-digital converter (ADC). The continuous-time (CT) Sigma-Delta (Σ∆) modulator is a good candidate for low-power ADCs design [3] - [8] . Figure 1 shows a basic CT Σ∆ modulator. In CT Σ∆ modulation, the spectrum of the noise is shaped by noise shaping capability achieved through the feedback path. As a result, the in-band noise is significantly decreased as most of it is shifted towards high frequencies. In Y. Wang is with the Department of Electronic Systems, Aalborg University, Niels Jernes Vej 12, 9220 Aalborg East, Denmark (e-mail: walyer wong@hotmail.com).
H. Cai is with Institut Telecom, Telecom ParisTech, 46 Rue Barrault, 75013 Paris, France (e-mail: cai@enst.fr). this way, a relatively high in-band signal-to-noise ratio (SNR) can be achieved. Another advantage of the CT Σ∆ modulation lies in the fact that CT structure possesses good quality of inherent anti-aliasing, which simplifies the system design by eliminating the need for the anti-aliasing filter. In turn, power consumption introduced by the anti-aliasing filter is avoided [4] . In addition, for CT structure sampling of the analogue signal happens at the output of the loop filter so that the error introduced by imperfections of the sampling process can be largely suppressed by noise shaping.
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In this work, a fully differential 2 nd -order CT Σ∆ modulator is designed. From simulation, 53.8 dB SNR is achieved over 400 Hz bandwidth under a low oversampling ratio (OSR) of 40. The power consumption is only 182 nA with 1.2 V supply voltage. The modulator is designed using the classic BoserWooley structure, which is rather simple and straightforward, and belongs to the Cascade of Integrators with Distributed Feedback and Coupling (CIFB) architecture [3] , [9] . Active RC integrators are employed to make the 2 nd -order loop filter because of their simplicity and good linearity. Returnto-Zero (RZ) feedback waveform is realized by a switchbased digital-to-analogue converter (DAC) in order to reduce the effect of excess loop delay. A discrete-time (DT) Σ∆ modulator is first synthesized in MATLAB and then converted to the CT equivalent using Verilog-A models. Optimal design parameters are obtained through simulations on the Verilog-A CT system. Finally, the CT Σ∆ modulator is implemented using a 65 nm CMOS process in Cadence design tools. The paper is organized as follows. Section II describes the high-level design including system synthesis and DT to CT modulator conversion and other issues. In Section III, lowlevel circuit design of each blocks in the CT Σ∆ modulator is illustrated and discussed. Post-layout simulation result is shown in Section IV, followed by conclusions in Section V.
II. HIGH-LEVEL SYSTEM SYNTHESIS
The basic concepts and methodologies for system synthesis of DT and CT Σ∆ modulators are elaborated in this section. Optimal design parameters, such as gain and bandwidth of the integrator operational amplifiers, are acquired by system simulations, providing essential guidance for circuit implementation.
A. DT Σ∆ Modulator Synthesis
A Σ∆ A/D modulator shown in Fig. 1 can be modelled by a composition of signal transfer function (STF) and noise transfer function (NTF). Assume that the transfer function of the loop filter is represented as G(z), the STF and NTF can be written as:
and the modulator can be represented by:
where Y (z), U (z) and E(z) are the modulator output, input and the quantisation noise, respectively. As the first step in the design of a Σ∆ modulator, the NTF needs to be determined. Since the Boser-Wooley structure is used in the design, the NTF of the system in DT domain is described as [9] :
The NTF can be easily synthesized using the Delta-Sigma Toolbox, and the feed-forward and feedback coefficients are determined by the toolbox as well [3] . Figure 2a shows the synthesised DT Σ∆ modulator. The loop filter is composed of two cascaded integrators, followed by a single bit quantizer. The feedback DAC generates the required feedback waveform. The purpose of synthesizing the DT Σ∆ modulator is to figure out values of the coefficients in the system. With these coefficients the conversion from DT to CT system can be performed. The coefficients are illustrated in Fig. 2a and their values are as follows: Figure 3 plots the simulated SQNR as a function of the amplitude of input sinusoidal signal in dB F S . The frequency of the input signal is at 401 Hz, and the OSR is equal to 40 (sampling frequency is 32 kHz). From the curve it can be observed that the peak SQNR of 61.6 dB is obtained when the amplitude of the input signal is around -6 dB F S . 
B. Return-to-Zero Feedback Waveform
Before converting the DT system to its CT equivalent, the shape of the feedback waveform (the output of the feedback DAC) needs to be determined first, since the scheme of the conversion depends on it. Two types of feedback waveforms are commonly used in Σ∆ modulation: non-return-to-zero (NRZ) and return-to-zero (RZ), as described in Fig. 4 . The main difference between the two types lies in whether the same status (i.e., digital "0" or "1") lasts an entire clock period or not. Take the first clock period in Fig. 4 for an example. In NRZ type, status "1" holds on for the whole clock period [0, T S ]; but in RZ type, status "1" holds on only for part of the clock period [α · T S , β · T S ], where α, β ∈(0, 1), and returns to the "reset" or "common-mode" status in the period [0, One main concern when choosing the type of feedback waveform is the effect of excess loop delay, which arises from the propagation time and status settling time in quantizer, latches, flip-flops and DAC included in the system. As illustrated by the dashed waveforms in Fig. 4 , with an excess loop delay time of τ d , the desired waveforms are shifted by the delay to be within [
for RZ case. The start and stop time instants of the feedback waveform are key parameters to figure out the new system coefficients during the DT-to-CT conversion. Shift in the time instants means mismatch occurs between the system coefficients and the real behaviour, which causes degradation in the dynamic performance. Figure 5 shows the simulation results of SNR versus excess loop delay τ d for both NRZ and RZ Σ∆ modulators (for RZ case, α = 0.25, β = 0.75). It can be observed that the RZ system has much better tolerance to excess loop delay than the NRZ system in terms of dynamic performance: For RZ system less than 1 dB degradation on SNR is observed when τ d equals to 0.25·T S ; while for NRZ case the dynamic performance is deteriorated by more than 8 dB at the same τ d . For the system to be more robust against excess loop delay, RZ feedback scheme is chosen in this work. 
C. DT-to-CT System Conversion
Among many methods to perform DT-to-CT system conversion, the impulse-invariant transf ormation is chosen [4] . To ensure the DT Σ∆ modulator and its CT counterpart functioning in the same way, at every sampling instant the input signals to the quantizers in DT and CT systems should be equal to each other. This can be represented by:
where x(n) and x(t) represent the inputs to the quantizers in the DT and CT Σ∆ modulators, respectively (as seen in Fig. 2 ). To make this condition always fulfilled, the transfer functions (TF) from the modulator output y(n) to the quantizer input (x(n) and x(t)) must be the same for DT and CT systems, which is illustrated by:
By following the Z-to-S domain transformation and mathematical deduction described in [4] , the relationship between the system coefficients of DT and CT Σ∆ modulators can be obtained:
where α = 0.25 and β = 0.75 represent the start and stop time instants of the RZ feedback waveform as described previously. From the DT system synthesis, values of the coefficients are obtained:
which results in the values of the coefficients in the CT equivalent:
However, these coefficients cannot be directly used in the design since they are unscaled. Coefficient scaling is essential to properly limit the inner states of the modulator, i.e., outputs of the two integrators, which ensures that the integrators remain in their linear region all the time and the quantizer is never overloaded as well. For this work, the scaling factors are chosen as k 1 = 8 and k 2 = 16, resulting the scaled system coefficients for CT Σ∆ modulator, a 1,CT,S = −0.25, a 2,CT,S = −0.1875, b CT,S = 0.125, c CT,S = 0.5, where the concept and calculation are illustrated in Fig. 6 . Take the first integrator (more close to the input) of the system as an example. a 1,CT and b CT are a pair of corresponding coefficients to the first integrator. To scale them down, both are divided by the scaling factor k 1 (= 8), resulting a 1,CT,S and b CT,S . At the output of the first integrator, the output coefficient c CT (which is also the feedforward input coefficient to the second integrator) is multiplied by k 1 to compensate the decrease in the output due to the scaling at the input. The same concept is applied to scale the coefficients for the second integrator. System simulations are performed to determine the values of A DC and GBW which will be used as the design targets when implementing the op-amps in hardware afterwards. To determine A DC , GBW is set closed to 'infinity' to isolate its effect on the dynamic performance of the system. Table I lists the simulated SNR of the synthesized CT system under different A DC of the op-amps. It can be observed that the SNR does not degrade obviously until A DC decreases under, i.e., 40 in our case. Figure 8 shows more simulation results on the issue. SNR versus OSR with different A DC are plotted. It can be observed that for low to medium OSR (i.e.,OSR≤50) the dynamic performance will not degrade significantly as long as A DC is in the same order as/comparable to the OSR of the system. From this perspective, it is chosen that A DC is targeted in the range of 40-60 for later circuit design, considering the trade-off between the power consumption and the performance of the op-amp. Similar simulations are performed in order to determine the target GBW of the op-amp. Table II lists the simulated SNR under different GBW values, which are represented as multiples of the sampling frequency f S (f S = 32 kHz). It can be seen that the dynamic performance of the system has little improvement with GBW increasing from 3 to 5 times of f S (and higher multiples). Considering the requirement of low power consumption, GBW between 3 to 4 times of f S is determined as the design target in later circuit implementation.
D. CT Σ∆ Modulator Synthesis and Simulation
Finally, system simulation is performed with the selected values of A DC and GBW , which provides an initial figure of how much SNR can be obtained. Figure 9 plots the simulated output spectrum of the synthesised CT Σ∆ modulator with opamp A DC and GBW of 40 and 3 × f S (96 kHz), respectively. A SNR of 56.2 dB is achieved under a sinusoidal input signal with 401 Hz frequency and -6 dB F S power level. Figure 9 plots also the simulated output spectrum of an ideal system, where the op-amp A DC and GBW are set to be 'infinity'. Degradation in the dynamic performance can be observed and the SNR is deteriorated with approximately 5.4 dB. 
III. LOW-LEVEL CIRCUITS IMPLEMENTATION
From system synthesis and simulation, a 2 nd -order 1-bit (quantizer) CT Σ∆ modulator is realised with 56.2 dB SNR with the integrator op-amps having 40 A DC and 3×f S (96 kHz) GBW . In this section, transistor level implementation of some key functional blocks is described in detail.
A. Op-Amps in the Loop Filter
Low power consumption is the most important design target so that simple one-stage op-amps are preferable. For this work, the classic folded-cascode structure is chosen. Figure 10 shows the schematic of the designed fully differential foldedcascode op-amp. The negative and positive output nodes are connected back to the gates of transistors M 3b and M 4b, providing the common-mode feedback (CMFB) path which defines the output CM level for the op-amp. This simple CMFB topology does not require any extra circuit branch that consumes current, which matches well the low power consumption requirement of the system. Due to the ultra-low power consumption requirement, all the transistors are biased in the deep weak-inversion region, where the gate-source voltage is smaller than the threshold voltage [10] . For this work, the transistors work with ultralow currents of magnitude of nA in the weak-inversion region. The CM input and output voltage are set to 600 mV, which is half of the supply voltage, to ensure that maximum voltage swing can be obtained at both input and output. Thick-gate transistors (which have higher threshold voltage) are used for the input differential pair M 1a and M 1b, to improve the input voltage swing. The transconductance g m of the input differential pair can be approximated based on the target GBW (3 to 4 times of f S ) decided from the system design in the previous section. In the final design, simulation shows that A DC of 46 in linear scale and GBW of 100 kHz (a bit larger than 3 × f S ) are achieved with about 90 nA overall current consumption. Recalling the target A DC of between 40 to 60 and GBW of between 3 to 4 times of f S , the designed opamp fulfils the targets quite well with a reasonably low power consumption.
B. Comparator as the Single-Bit Quantizer
A comparator is always employed as the internal single-bit quantizer in Σ∆ modulator design. Dynamic comparator is preferable because of its low power consumption attributed to its periodic operation. In this study, a modified Lewis-Gray dynamic comparator without pre-amplifier is designed using minimum size devices, as shown in Fig. 11 [11] . Operation principle of the comparator is described as follows. When Clk signal is low, the comparator operates in reset mode. M 3 and M 4 are cut off so that there is no current path existing between the supply voltage vdd and ground. M 9 and M 10 pull both outputs to vdd by charging the capacitance at the output node; meanwhile M 7 and M 8 are cut off and M 5 and M 6 start to conduct. When the comparator is latched by Clk signal, it works in regeneration mode. M 3 and M 4 immediately conduct at Clk low-to-high edge. Both output nodes voutp and voutn start to be discharged. If the current flowing in the left branch is larger than that in the right, voutn is discharged to 0 V firstly and at the same time M 6 is cut off and M 8 starts to conduct, which pulls voutp to vdd. In this way, the differential outputs are generated. The decision time of the comparator needs to be considered, since it contributes to the excess loop delay which degrades SNR of the system as discussed previously. In Fig. 5 it has shown that for our system where the RZ waveform is used, less than 1 dB degradation on SNR occurs when τ d equals to 0.25·T S , namely, about 7.81 µS. The delay of the designed comparator is in the magnitude of tens of nS. Negligible effect will be made by the comparator on the overall dynamic performance of the system.
C. DAC in the Feedback Path
The feedback DAC is designed simply as a combination of several switches realised by transmission gates, as shown in Fig. 12 . The outputs V outp and V outn are connected to the feedback resistors, which are not included in the figure for simplicity. Clk p and Clk n are generated by the preceding logic and control the state of the differential output, which is either V ref p -V ref n or inversely. Reset 'high' shorts two output nodes, making the outputs return to CM voltage of the system. In order to completely avoid the situation of short circuit, namely, all switches are closed during a certain period due to the overlap between clock signals, non-overlapping clocking is employed. Figure 13 illustrates the scheme used in the work to generate the non-overlapping clock signals and an example of the generated signals. Figure 14 shows the layout of the designed CT Σ∆ A/D modulator with the clock generator included. It occupies an active area of 0.45×0.50 mm 2 , of which the majority area is used by resistance and capacitance in the modulator due to the low clock frequency (32 kHz) of the system. Commoncentroid layout technique is used for transistors and passive elements as well to achieve good matching between critical elements. Post-layout simulation is performed and an SNR of 53.8 dB to the maximum has been achieved. There is slight degradation on the dynamic performance compared to the synthesised CT system, where a maximum SNR of 56.2 dB is achieved. This degradation is mainly due to the non-linearity of the large resistance used (in the magnitude of tens of MΩ) in the layout. Figure 15 plots the simulated SNR as The maximum SNR is observed around -6dB F S power level of the input signal. The simulated output spectrum that gives the best SNR is plotted in Fig. 16 . The corresponding simulated output spectrum of the ideal CT Σ∆ A/D modulator (synthesised previously) is also plotted in Fig. 16 for comparison. The effective number of bits (EN OB) of the system is about 8.6 bits, which is calculated by:
IV. POST LAYOUT SIMULATION RESULTS
EN OB = SN R − 1.76 6.02
The designed CT Σ∆ A/D modulator consumes about 182 nA current at 1.2 V supply voltage. Most of the power is consumed by the loop filter as indicated in previous section. The figure-of-merit (FOM) of the modulator is about 0.70 pJ/conversion step, calculated by:
where P consumed is the power consumption of the designed CT Σ∆ A/D modulator and BW IN is the bandwidth of input signal. Table III compares the performance of the design in our work and other low-power ADC designs in recent literature.
V. CONCLUSION
This paper presents the design of a low power fully differential 2 nd -order CT Σ∆ A/D modulator in a 65 nm CMOS process. The design achieves an ultra-low power consumption of 218.4 nW, making it suitable for pacemaker applications. It may also be used for other medical implantable devices, where low power consumption is a basic design concern. Loop filter of the designed modulator are realised by two cascaded active-RC integrators. The integrator op-amps are designed using folded-cascode topology. To meet the low power consumption requirement, the transistors are constrained to be operating in the weak-inversion region. The paper elaborates the complete top-down design procedure from system synthesis to circuit implementation. Important design issues are discussed for each stage in the design. It may be used as a quick design guidance for engineers and researchers in this area.
